https://github.com/rusefi/rusefi-hardware/tree/main/GDI-STM
No firmware at this point, no plans for firmware as of today.
non-ASIC GDI hardware
- AndreyB
- Site Admin
- Posts: 14789
- Joined: Wed Aug 28, 2013 1:28 am
- Location: Jersey City
- Github Username: rusefillc
- Slack: Andrey B

non-ASIC GDI hardware
You do not have the required permissions to view the files attached to this post.
Very limited telepathic abilities - please post logs & tunes where appropriate - http://rusefi.com/s/questions
Always looking for C/C++/Java/PHP developers! Please help us see https://rusefi.com/s/howtocontribute
Always looking for C/C++/Java/PHP developers! Please help us see https://rusefi.com/s/howtocontribute
-
langwadt
- Posts: 7
- Joined: Tue Mar 04, 2025 2:35 pm
Re: non-ASIC GDI hardware
So I'm not the only one to get that idea. For up to six cylinders with the right pin out and using most of the timers just right, it can run pretty much all in hardware with software doing basically nothing after setting up the timers.
I made this board quite a while ago as an add-on to an ECU, it is currently running in two cars with CBZA 1.2 tsi engines
I made this board quite a while ago as an add-on to an ECU, it is currently running in two cars with CBZA 1.2 tsi engines
You do not have the required permissions to view the files attached to this post.
- AndreyB
- Site Admin
- Posts: 14789
- Joined: Wed Aug 28, 2013 1:28 am
- Location: Jersey City
- Github Username: rusefillc
- Slack: Andrey B

Re: non-ASIC GDI hardware
Any chance to have firmware source code published or DMed?
Very limited telepathic abilities - please post logs & tunes where appropriate - http://rusefi.com/s/questions
Always looking for C/C++/Java/PHP developers! Please help us see https://rusefi.com/s/howtocontribute
Always looking for C/C++/Java/PHP developers! Please help us see https://rusefi.com/s/howtocontribute
-
langwadt
- Posts: 7
- Joined: Tue Mar 04, 2025 2:35 pm
Re: non-ASIC GDI hardware
I'll think about it, needs a bit of cleaning and documentation. Because of the way it was done with the timer interconnected it might not be very useful
unless the pinout is exactly the same
the gist of it is that for each bank each "start" input drives a low side mosfet, pair of "start" also triggers one timer set for X pulses of 99% duty cycle (Boost) and enables another timer for ~60% duty cycle (Hold). Each timer has the clear input connected to a comparator so the max current for boost and hold is set via DACs, number of pulses * PWMperiod sets boost period
Boost supply is simply pwm controlled based on ADC readings

