rusefi_hw_enums.h

Go to the documentation of this file.

/*
 * @file config/boards/kinetis/rusefi_hw_enums.h
 *
 * @date Jun 2, 2019
 * @author Andrey Belomutskiy, (c) 2012-2020
 * @author andreika <prometheus.pcb@gmail.com>
 */
 
#pragma once
 
// todo: migrate/unify with pin_output_mode_e? rename? something is messy here
// this enum is currently only used for SPI pins
typedef enum __attribute__ ((__packed__)) {
// todo: here we have a rare example of stm32-specific enum, todo: make this not stm32 specific?
    PO_DEFAULT = 0,
    PO_OPENDRAIN = 4, // PAL_STM32_OTYPE_OPENDRAIN
    PO_PULLUP = 32, // PAL_STM32_PUDR_PULLUP
    PO_PULLDOWN = 64 // PAL_STM32_PUPDR_PULLDOWN
} pin_mode_e;
 
/**
 * Hardware pin. This enum is platform-specific.
 */
enum class Gpio : uint16_t {
    Unassigned = 0,
    Invalid = 1,
 
    A0 = 2,
    A1 = 3,
    A2 = 4,
    A3 = 5,
    A4 = 6,
    A5 = 7,
    A6 = 8,
    A7 = 9,
    A8 = 10,
    A9 = 11,
    A10 = 12,
    A11 = 13,
    A12 = 14,
    A13 = 15,
    A14 = 16,
    A15 = 17,
 
    B0 = 18,
    B1 = 19,
    B2 = 20,
    B3 = 21,
    B4 = 22,
    B5 = 23,
    B6 = 24,
    B7 = 25,
    B8 = 26,
    B9 = 27,
    B10 = 28,
    B11 = 29,
    B12 = 30,
    B13 = 31,
    B14 = 32,
    B15 = 33,
 
    C0 = 34,
    C1 = 35,
    C2 = 36,
    C3 = 37,
    C4 = 38,
    C5 = 39,
    C6 = 40,
    C7 = 41,
    C8 = 42,
    C9 = 43,
    C10 = 44,
    C11 = 45,
    C12 = 46,
    C13 = 47,
    C14 = 48,
    C15 = 49,
 
    D0 = 50,
    D1 = 51,
    D2 = 52,
    D3 = 53,
    D4 = 54,
    D5 = 55,
    D6 = 56,
    D7 = 57,
    D8 = 58,
    D9 = 59,
    D10 = 60,
    D11 = 61,
    D12 = 62,
    D13 = 63,
    D14 = 64,
    D15 = 65,
 
    E0 = 66,
    E1 = 67,
    E2 = 68,
    E3 = 69,
    E4 = 70,
    E5 = 71,
    E6 = 72,
    E7 = 73,
    E8 = 74,
    E9 = 75,
    E10 = 76,
    E11 = 77,
    E12 = 78,
    E13 = 79,
    E14 = 80,
    E15 = 81,
 
    F0 = 82,
    F1 = 83,
    F2 = 84,
    F3 = 85,
    F4 = 86,
    F5 = 87,
    F6 = 88,
    F7 = 89,
    F8 = 90,
    F9 = 91,
    F10 = 92,
    F11 = 93,
    F12 = 94,
    F13 = 95,
    F14 = 96,
    F15 = 97,
 
    G0 = 98,
    G1 = 99,
    G2 = 100,
    G3 = 101,
    G4 = 102,
    G5 = 103,
    G6 = 104,
    G7 = 105,
    G8 = 106,
    G9 = 107,
    G10 = 108,
    G11 = 109,
    G12 = 110,
    G13 = 111,
    G14 = 112,
    G15 = 113,
 
    H0 = 114,
    H1 = 115,
    H2 = 116,
    H3 = 117,
    H4 = 118,
    H5 = 119,
    H6 = 120,
    H7 = 121,
    H8 = 122,
    H9 = 123,
    H10 = 124,
    H11 = 125,
    H12 = 126,
    H13 = 127,
    H14 = 128,
    H15 = 129,
 
    I0 = 130,
    I1 = 131,
    I2 = 132,
    I3 = 133,
    I4 = 134,
    I5 = 135,
    I6 = 136,
    I7 = 137,
    I8 = 138,
    I9 = 139,
    I10 = 140,
    I11 = 141,
    I12 = 142,
    I13 = 143,
    I14 = 144,
    I15 = 145,
 
    J0 = 146,
    J1 = 147,
    J2 = 148,
    J3 = 149,
    J4 = 150,
    J5 = 151,
    J6 = 152,
    J7 = 153,
    J8 = 154,
    J9 = 155,
    J10 = 156,
    J11 = 157,
    J12 = 158,
    J13 = 159,
    J14 = 160,
    J15 = 161,
 
    K0 = 162,
    K1 = 163,
    K2 = 164,
    K3 = 165,
    K4 = 166,
    K5 = 167,
    K6 = 168,
    K7 = 169,
    K8 = 170,
    K9 = 171,
    K10 = 172,
    K11 = 173,
    K12 = 174,
    K13 = 175,
    K14 = 176,
    K15 = 177,
 
    DRV8860_PIN_1 = 178,
    DRV8860_PIN_2 = 179,
    DRV8860_PIN_3 = 180,
    DRV8860_PIN_4 = 181,
    DRV8860_PIN_5 = 182,
    DRV8860_PIN_6 = 183,
    DRV8860_PIN_7 = 184,
    DRV8860_PIN_8 = 185,
    DRV8860_PIN_9 = 186,
    DRV8860_PIN_10 = 187,
    DRV8860_PIN_11 = 188,
    DRV8860_PIN_12 = 189,
    DRV8860_PIN_13 = 190,
    DRV8860_PIN_14 = 191,
    DRV8860_PIN_15 = 192,
    DRV8860_PIN_16 = 193,
 
    CAN_PIN_0 = 250,
    CAN_PIN_1 = 251,
    CAN_PIN_2 = 252,
    CAN_PIN_3 = 253,
    CAN_PIN_4 = 254,
    CAN_PIN_5 = 255,
    CAN_PIN_6 = 256,
    CAN_PIN_7 = 257,
};
 
/* Plase keep updating this defines */
#define BRAIN_PIN_ONCHIP_LAST   Gpio::K15
#define BRAIN_PIN_ONCHIP_PINS   (BRAIN_PIN_ONCHIP_LAST - Gpio::A0 + 1)
#define BRAIN_PIN_LAST          Gpio::DRV8860_PIN_16
#define BRAIN_PIN_TOTAL_PINS    (BRAIN_PIN_LAST - Gpio::A0 + 1)
 
typedef enum __attribute__ ((__packed__)) {
    EFI_ADC_NONE = 0,
 
    EFI_ADC_0 = 1,
    EFI_ADC_1 = 2,
    EFI_ADC_2 = 3,
    EFI_ADC_3 = 4,
    EFI_ADC_4 = 5,
    EFI_ADC_5 = 6,
    EFI_ADC_6 = 7,
    EFI_ADC_7 = 8,
    EFI_ADC_8 = 9,
    EFI_ADC_9 = 10,
    EFI_ADC_10 = 11,
    EFI_ADC_11 = 12,
    EFI_ADC_12 = 13,
    EFI_ADC_13 = 14,
    EFI_ADC_14 = 15,
    EFI_ADC_15 = 16,
    EFI_ADC_16 = 17,
    EFI_ADC_17 = 18,
    EFI_ADC_18 = 19,
    EFI_ADC_19 = 20,
    EFI_ADC_20 = 21,
    EFI_ADC_21 = 22,
    EFI_ADC_22 = 23,
    EFI_ADC_23 = 24,
    EFI_ADC_24 = 25,
    EFI_ADC_25 = 26,
    EFI_ADC_26 = 27,
    EFI_ADC_27 = 28,
    EFI_ADC_28 = 29,
    EFI_ADC_29 = 30,
    EFI_ADC_30 = 31,
    EFI_ADC_31 = 32,
    EFI_ADC_LAST_CHANNEL = 33,  // Please keep this in sync with the last valid channel index!
 
    EFI_ADC_ERROR = 50,
} adc_channel_e;